Over the past several years, the inherent scaling limitations of silicon (Si) electron devices have fuelled the exploration of alternative semiconductors, with high carrier mobility, to further enhance device performance 1-8 . In particular, compound semiconductors heterogeneously integrated on Si substrates have been actively studied 7, 9, 10 : such devices combine the high mobility of III-V semiconductors and the well established, low-cost processing of Si technology. This integration, however, presents significant challenges. Conventionally, heteroepitaxial growth of complex multilayers on Si has been explored 9,11-13 -but besides complexity, high defect densities and junction leakage currents present limitations in this approach. Motivated by this challenge, here we use an epitaxial transfer method for the integration of ultrathin layers of single-crystal InAs on Si/ SiO 2 substrates. As a parallel with silicon-on-insulator (SOI) technology 14 , we use 'XOI' to represent our compound semiconductoron-insulator platform. Through experiments and simulation, the electrical properties of InAs XOI transistors are explored, elucidating the critical role of quantum confinement in the transport properties of ultrathin XOI layers. Importantly, a high-quality InAs/ dielectric interface is obtained by the use of a novel thermally grown interfacial InAsO x layer ( 1 nm thick). The fabricated field-effect transistors exhibit a peak transconductance of 1.6 mS mm 21 at a drain-source voltage of 0.5 V, with an on/off current ratio of greater than 10,000.
process. To demonstrate this capability, a two-step transfer process was used to form ordered arrays of 18-and 48-nm-thick InAs nanoribbons that are perpendicularly oriented on the surface of a Si/SiO 2 substrate (Fig. 1d, e ). This result demonstrates the potential capacity of the proposed XOI technology for generic heterogeneous and/or hierarchical assembly of crystalline semiconducting materials. In the future, a similar scheme may be used to enable the fabrication of both p-and n-type transistors on the same chip for complementary electronics based on the optimal III-V semiconductors. 1 Electrical Engineering and Computer Sciences, University of California, Berkeley, California 94720, USA. 2 Materials Sciences Division, Lawrence Berkeley National Laboratory, Berkeley, California 94720, USA. 3 Berkeley Sensor and Actuator Center, University of California, Berkeley, California 94720, USA. 4 Materials Science and Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan. 5 To shed light on the atomic structure of the interfaces, cross-sectional transmission electron microscopy (TEM) images of an InAs XOI device were taken and are shown in Fig. 2 . The high-resolution TEM (HRTEM) image ( Fig. 2c ) illustrates the single-crystal structure of the InAs nanoribbons (,13 nm thick) with atomically abrupt interfaces with the SiO 2 and ZrO 2 layers. The TEM image of the InAs/SiO 2 interface does not exhibit visible voids ( Fig. 2c ), although only a small fraction of the interface is examined by TEM. As described in more depth below, InAs nanoribbons were thermally oxidized before the topgate stack deposition to drastically lower the interfacial trap densities. The thermally grown InAsO x layer is clearly evident in the HRTEM image ( Fig. 2c) , with a thickness of ,1 nm.
Long-channel, back-gated FETs based on individual nanoribbons were fabricated in order to elucidate the intrinsic electron transport properties of InAs nanoribbons as a function of thickness. The process scheme involved the fabrication of XOI substrates with the desired InAs thickness, followed by the formation of source/drain (S/D) metal contacts by lithography and lift-off (,50-nm-thick Ni). The p 1 Si support substrate was used as the global back-gate, with a 50-nm thermal SiO 2 layer as the gate dielectric. Nickel contacts were annealed at 225 uC for 5 min in N 2 to enable the formation of low-resistance contacts to the conduction band of InAs ( Supplementary Fig. 6 ) 22 . The transfer characteristics (at a drain-source voltage (V DS ) of 0.1 V) of the back-gated XOI FETs with a channel length L < 5 mm and InAs thicknesses of 8-48 nm are shown in Fig. 3a . Two trends are clearly evident from the measurements. First, the 'off' current monotonically increases with increasing thickness, owing to the reduced electrostatic gate coupling of the back-gate. Second, the 'on' current increases with InAs thickness, owing to the thickness dependence of electron mobility, m n . As L < 5 mm, the devices are effectively operating in the diffusive regime, thereby enabling the direct extraction of the field-effect mobility (m n,FE ) by using the relation m n,FE 5 g m (L 2 /C ox V DS ), where g m~d I DS =dV GS j VDS is the transconductance, C ox is the gate oxide capacitance, I DS is drainsource current and V GS is gate-source voltage ( Supplementary Fig. 5 ). For this analysis, parasitic resistances were ignored because Ni forms near-ohmic metal contacts 22 . The gate oxide capacitance was estimated from the parallel plate capacitor model C ox 5 (eA)/d, where e 5 3.9 and d 5 50 nm are the dielectric constant and thickness of SiO 2 , respectively. The effect of quantum capacitance, C Q , was neglected owing to the relatively thick gate dielectrics used in this study (that is, C ox = C Q ). Figure 3b shows the peak m n,FE as a function of InAs thickness, T InAs . The mobility at first linearly increases with thickness for T InAs , ,18 nm with a slope of ,221 cm 2 V 21 s 21 nm 21 , beyond which it nearly saturates at m n,FE < 5,500 cm 2 V 21 s 21 . The measured XOI field-effect mobility is close to the reported Hall mobilities for InGaAs (,10,000 cm 2 V 21 s 21 ) 10 and InAs (13,200 cm 2 V 21 s 21 ) 23 quantum well structures. It should be noted that the Hall mobility is typically higher than the field-effect mobility for any given material, as a number of device and surface state contributions to carrier transport are not accounted for in the Hall effect measurements.
To shed light on the observed mobility trend, the low-field phonon mobility, m n,phonon , was calculated as m n,phonon 5 e/(m*AE1/tae), where e is the electronic charge, and m* is the effective mass (Supplementary Information). Average scattering rate AE1/tae is calculated from
where f 0 is the equilibrium Fermi-Dirac distribution function. t(E) was calculated using Fermi's golden rule, with the matrix elements of the scattering potentials evaluated in the basis of the nanoribbon eigenfunctions. Both acoustic and optical (including polar) phonon scattering events were considered 24 . The plot of calculated m n,phonon versus T InAs is shown in Fig. 3b . For small thicknesses, the mobility increases linearly with the thickness. This behaviour is attributed to the gradual transition of the channel from a two-dimensional to a threedimensional system as the nanoribbon thickness is increased, with more transport modes (that is, sub-bands) contributing to the current flow. As the thickness increases to a value greater than the Bohr radius of bulk InAs (,34 nm), the electronic structure of the nanoribbons approaches the three-dimensional regime, resulting in a mobility saturation (for T InAs . ,35 nm) to the well-known bulk value of InAs (,40,000 cm 2 V 21 s 21 ) 25 . Whereas the thickness for the onset of saturation closely matches the experiments, there is a discrepancy of 5-10 times in the actual mobility values. This is expected, as the extracted data represent the field-effect mobility, consisting of phonon scattering along with other device contributions (including interface trap states, surface roughness scattering, and vertical-field-induced mobility degradation). Both surface roughness and vertical field (that is, gate field) induce additional carrier scattering events at the surface/ interface, while the interface trap states cause the gate-channel coupling efficiency to deteriorate. These effects degrade the extracted g m and thereby m n,FE .
To simulate m n,FE , a full device simulation was performed (Supplementary Information). Using an interface trap density, D it , as the fitting parameter; we obtained D it 5 6 3 10 12 states cm 22 eV 21 . The simulated current-voltage (I-V) characteristics of XOI back-gated FETs are shown in Fig. 3a . Clearly, the simulated I-V curves match the experimental data closely for all InAs thicknesses, especially in the on-state. Next, peak m n,FE was extracted from the simulation and 
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plotted as a function of T InAs (Fig. 3b ), once again closely matching the experimental m n,FE . The close matching of the experimental and simulated results demonstrate the effectiveness of the XOI platform as a clean and predictable material system for exploring high-performance devices while highlighting the critical role of quantum confinement and surface contributions in the transport properties of InAs, even at relatively large thicknesses. It should be noted that since the ribbon width used in this work is 10-30 times larger than the thickness, there is minimal dependence of the device performance on nanoribbon width ( Supplementary Fig. 13 ), so the structures can be effectively treated as thin films. In order to explore the performance limits of InAs XOI devices, topgated FETs with high-dielectric-constant (high-k) gate insulators and L < 0.5 mm were fabricated. Briefly, Ni S/D contacts were lithographically patterned on InAs nanoribbons, followed by the atomic layer deposition of ,8-nm-thick ZrO 2 (e < 20) as the gate dielectric. A local top-gate (Ni, 50 nm thick), underlapping the S/D electrodes by ,100 nm, was then lithographically patterned. Importantly, thermal oxidation of InAs was found to significantly improve the interfacial properties and FET characteristics ( Supplementary Fig. 8 ). In this regard, before the S/D contact formation, the XOI substrates were first treated with 3% NH 4 OH to remove the native oxide, followed by the thermal oxidation at 350 uC for 1 min to form an ,1-nm-thick InAsO x layer (as observed from TEM analysis; Fig. 2c ). Figure 4a shows a typical I DS -V GS characteristic of such a topgated FET, which consists of an individual ,18-nm-thick InAs nanoribbon with a width of ,320 nm. The XOI FET exhibits a respectable on/off current ratio of 10 4 , a subthreshold swing of SS 5 dV GS / d(logI DS ) < 150 mV per decade (Fig. 4a) , and a peak g m < 1.6 mS mm 21 at V DS 5 0.5 V ( Supplementary Fig. 9 ). The lowest measured SS for our XOI FETs is ,107 mV per decade ( Supplementary Fig. 10 ), as compared to InAs and InGaAs quantum-well FETs in the literature which have exhibited SS values of ,70 and 75 mV per decade, respectively 10, 23 . The devices reported here use a relatively thick gate dielectric, which could be scaled down in the future to further improve the gate electrostatic control and the SS characteristics. The single nanoribbon transistor output characteristic is shown in Fig. 4b , delivering an impressive 'on' current of 1.4 mA mm 21 at an operating voltage V DD 5 V DS 5 V GS 5 1 V. To further analyse the performance, a full device simulation was carried out. A close match to the experimental data was obtained with fitting parameter D it 5 10 11 states cm 22 eV 21 ( Supplementary Fig. 7) , which is a ,603 improvement over devices without any surface treatment (that is, with a native oxide layer). The fitted D it values represent only estimates. Note that while capacitancevoltage (C-V) measurement is conventionally used for D it extraction in Si devices, doing so is rather challenging and prone to a large uncertainty for narrow-bandgap semiconductors, such as InAs (ref. 26 ). In the future, the development of more accurate techniques for D it measurement in InAs XOI devices is needed. The explored thermal oxidation process for surface passivation is counter-intuitive, as previous work has focused on the removal of surface oxides 7 . We speculate that unlike the native oxide layer, thermal oxidation results in the formation of a dense oxide with minimal dangling bonds. Similar to thermally grown SiO 2 , the thermal oxide of InAs provides an ideal 
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and simple surface passivation layer, addressing one of the important challenges in InAs devices. We have demonstrated a new technology platform and device concept for the integration of ultrathin layers of III-V semiconductors directly on Si substrates, enabling excellent electronic device performance. Although in this work we have focused on InAs as the active channel material, other compound semiconductors could be explored in the future, using a similar scheme. Future research on the scalability of the process for 8-inch and 12-inch wafer processing is needed. We suggest that the direct bonding of Si/SiO 2 and III-V wafers, followed by the etch release of the sacrificial layer, might be used in the future to manufacture ultrathin XOI devices on the wafer-scale.
METHODS SUMMARY
Single-crystal InAs thin films (10-100 nm thick) were grown epitaxially on a 60-nm-thick Al 0.2 Ga 0.8 Sb layer on bulk GaSb substrates ( Supplementary Fig. 1 ). Polymethylmethacrylate (PMMA) patterns with a pitch and line-width of ,840 nm and ,350 nm, respectively, were lithographically patterned on the surface of the source substrate. The InAs layer was then pattern etched into nanoribbons using a mixture of citric acid (1 g per ml of water) and hydrogen peroxide (30%) at 1:20 volume ratio, which was chosen for its high selectivity and low resulting InAs edge roughness 27 . To release the InAs nanoribbons from the source substrate, the AlGaSb sacrificial layer was selectively etched by ammonium hydroxide (3% in water) solution for 110 min (ref. 28) . Note that the selective etch rate of the AlGaSb layer was high enough not to affect the nanoscale structure of the InAs nanoribbons ( Supplementary Fig. 2 ). Next, an elastomeric polydimethylsiloxane (PDMS) substrate (,2 mm thick) was used to detach the partially released InAs nanoribbons from the GaSb donor substrates and transfer them onto Si/SiO 2 (50 nm, thermally grown) receiver substrates by a stamping process (Supplementary Figs 3, 4) 29 . Notably, in this process scheme, the initial epitaxial growth process is used to control the thickness of the transferred InAs nanoribbons, while the lithographically defined PMMA etch mask is used to tune the length and width.
